Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
cadence ade problem
Hi, help me!
i installed ic5141 and hspice 200609 in Redhat AS4.0,run simulation in ADE with hspiceS. the message in CIW showed that the sinulation is successful,and the simulation logfile hspice.out with no error.when i plot the wave,the message in CIW showed error in...
hi, i want to design a 16-bit sigma delta modulator ADC and i confused with some details. e.g, moduator output a serials data stream nd the input of digital filter
is x[n] that should be a parellel.what's going on between modulator nd filter.
thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
