Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the reply,
My question is how to infer a clock gating cell from the std cell library. I know that I can describe in rtl a latch base clock gating cell, but in that case the synthesizer will use the generic latch and gates from the library instead of the special clock gating cells that...
Hello ThisIsNotSam,
Thank you for your reply.
I know that Synthesis tools can infer the clock gating in the registers, when the registers are using enable signals. But what I want to do is to completely enable/disable a big part of my design hierarchy with a single enable signal. I seems like...
Hi,
I am trying to clock gate a part of my design with one enable signal. It seems logical to me that instead of using the enable signal to each register inside the modules and sub-modules, it would be better to directly gate the clock high in the hierarchy.
I would like to use the special...
Hello all,
Can anyone help me understand better how to dimension the power lines in an SOC design when doing the power planning in e.g. CADENCE Innovus?
What I would like to know is if there is a methodology or a guideline that I can use to calculate for example the width of the ring wires on...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
