Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have designed a verilog code for a DSP algorithm using xilinx vivado 2019.2. The algorithm can process 1000 samples at a time as shown in attached figure. It took 10 ms to process 1000 samples (tested seperately only for 1000 samples). My aim is to process 3*1000 data samples and I have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
