Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by desperado0729

  1. D

    VerilogA for Varactor

    To safwatonline, I just did what you said using Mathematica to integrate C(V) and then these 2 CV curve are a good match! Thanks again. V
  2. D

    VerilogA for Varactor

    varactor veriloga Hi, I tried to build a veriloga model for varactor and the code is listed below. I used a math equation to fit the CV curve from the foundry (from -1.8V to 1.8V). But when I did the ac simulation to double check the value in the equation, I got two different CV curve. Could...
  3. D

    How to change the x-axis in Spectre

    Hi, sunbeam Your method is the right way to get that plot. but it doesn't work in the old version of spectre. Sign~
  4. D

    Gm/Id methodology design for CMOS

    For more information on Gm/Id, please go to **broken link removed** to download this handout. V
  5. D

    How to change the x-axis in Spectre

    I want to get the plot like this: x-axis is Vov y-axis is gm/Id. How should i do spectre? Thanks!
  6. D

    Deep Nwell Isolation for SOC

    We are now doing a SOC project for Bluetooth. Because of a noisy substrate, we use a wide deep nwell trench to isolate RF circuits and digital circuits. We are wondering if we can put the whole digital circuits on the top of the deep nwell to improve the isolation further. Because the deep...
  7. D

    How can I generate a C-V plot of Psub/Nwell diode using HSPICE?

    CV Curve Thanks~ I found 'LX5' for total diode capacitance.
  8. D

    How can I generate a C-V plot of Psub/Nwell diode using HSPICE?

    Dear all: How can I generate a C-V plot of Psub/Nwell diode by using HSPICE? Thanks in advance.
  9. D

    Current carrying capacity for TSMC 0.18 process

    Hi, I have checked my document from TSMC. Metal Line Jmax of M1-M5=1mA/um Jmax of top metal=1.6mA/um.
  10. D

    best/good book for circuit designers to study communication?

    1. RF Microelectronics by Razavi 2. Digital and Analog Communication System, 6th by Couch. 3. Practical RF System Design by Egan. Try it!
  11. D

    Converge problem in latch circuits

    You need to give an initial condition for the output node. Ex. .ic V(out)=0
  12. D

    Square to Sine Wave Generator

    Hi all, I am making a 24MHz sine generator based on analog method. Plz give me some instructions~ Thanks~
See more

Part and Inventory Search

Back
Top