Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone help me to size a 4 bit manchester carry chain adder using concept of logical effort?
Added after 1 minutes:
if u can point to some document that helps to analyze logical effort of transmission gates in series, then it would be grt too!
Re: break the loop method
from analog lib, take an iprobe and break the loop anywhere, insert that iprobe and perform stb analysis. i have seen results not accurate if u have more than one loop.
iscas 85 benchmark
Hi,
Can anyone please tell me where I can get SPICE netlists for the iscas 85 benchmark circuits ? I need them very urgently
Thanks a lot
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
