Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ok, I will explain it. Please refer P321~P313 of Allen's book. Because opamp has offset, we couldn't add same commom signal in inp and inn which may saturate the output voltage. One option is add another dc voltage to cancel offset, option2 is design a feedback loop and the loop ac gain is unit...
Hi,
I have a new understand. In the formula CMRR = Adm/Acm, the Adm is unit or 0dB. Actually, the opamp is simular with a unit gain follower when simulation CMRR, which can stabilitate the operation point of opamp.
Regards!
Hi friends,
I want to simulate the damping factor of LPF by spectre or hspice? This is netlist level simulation. But i don't know the simulator has this function or not. Any information about this kind of simulation is welcome, such as key word, command, or help document.
current reference
You can use a low voltage bandgap to generate the stable reference current which is independent with vdd, temp and mos, but this current will be effected by resistor's corner.
You can analyze the transient performance of them, and caculate the charge transfer formula. For the traditional structures, you can find the advantages of four phase.
There are some new designs for doubler which have good performance, but the reverse leakage is difficult to eliminate.
POWER LINES
In fact, I put the power line through resistors which are bandgap's resistors, and the silicon results are OK. I think that is not a critical issue because you could use top metal as power line.
1. Voltage doubler can not output a voltage higher than 2 times VDD.
2. The power efficiency of 4 phase is higher than doubler.
3. The output variation is better for 4 phase.
You can design a feedback circuit to follow the loading current. If Iload decreases, the quiesent current could be reduced too. But the transient response is damaged. You have to trade off the response speed and the quiesent current.
Regards
LDO poles
Because Cl will effect the second pole. If Cl is big, you could ignore it. You can try to write the transfer function which would show the infulence of Cl.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
