Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I also have this problem and just found this in the Agilent Forum. Hope it will help.
http://www.home.agilent.com/owc_discussions/thread.jspa?threadID=33714&tstart=-2
"To create the ADS 2011 substrate and technology files from a .lay file, you can simply put the .lay file in an ADS 2009...
I am using cadence spectreverilog simulator to do the mixed signal simulation.But i am confused when it comes to chosing the view name of my digital module which is discriped by verilog.
some materials say that it should be "funtional",some say "behavioral",is there any difference between...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
