Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The problem is that CDS_Netlisting_Mode is not set
to Analog. Exit the tool and set the environment
variable either in the xterm you are using by typing:
setenv CDS_Netlisting_Mode "Analog"
or enter this command in your .cshrc file and source it.
Then rerun the simulation after you recreat...
cadence sources vsin
Most likely the problem is that CDS_Netlisting_Mode is not set
to Analog. To resolve the problem, exit the tool and set the environment
variable either in the xterm you are using by typing:
setenv CDS_Netlisting_Mode "Analog"
or (preferably) enter this command in your...
Did you use the cell in the library of TSMC'S PDK.The model name of transistor in pdk is permanent.If you use the cell in the library of TSMC's PDK and the PDK is provided by TSMC,you need ask them why the model name in model file is wrong.
virtuoso verilog-xl environment
You need check the view name of radix1 cell.The netlister don't find the view name
verilog or schematic or extracted in radix1 cell,so netlister can't generate netlist.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
