Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all,
im optimizing the third order continuous time sigma delta adc for biomedical applications for which following are the specifications
SNR-60db
POWER CONSUMPTION-110uW
resolution-10bits
it was designed with feed forward architecture by using folded cascode OTA and current steering DAC. can...
hi everyone,im going to do device noise analysis for the sigma delta adc in cadence tool and hence optimizing the design in noise and also in power.please help me with your ideas and suggest any useful books or papers on noise optimization for each of the blocks in sigma delta adc or any papers...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
