Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i've asus eeepc having windows xp(no cd/dvd drives) with recovery disc.how can i format the netbook and reinstall the Os without external cd/dvd drive?
i think it is not possible to copy the contents of recovery disc to pen drive.
pl help
profiling vhdl
i've attached vhdl design as peripheral in edk.
the 'main' of application software includes only functions like-
XGpio_DiscreteWrite,XGpio_SetDataDirection,XGpio_Initialize,
_mWriteSlaveReg0,_mReadSlaveReg0,... no standard C functions.
the profiler is not giving details of...
when vhdl code is synthesised in ise 10.1,
"warning:xst:2677 --signal of sequntial type unconnected in entity block" were there and the post synthesis simulation result did not match behavioral simulation.
on synthesizing the same code in ise 11.3 most of the xst2677 warnings were not there...
original multimedia CDs shown as blank in laptop
i've compaq presario laptop.
from one morning it started showing some multimedia CDs(original CDs,not pirate) as blank which were running previously on the same laptop(some other CDs are running smoothly). the same CDs are running on other...
helo tiksan
thank you for the reply.
i'm newbie in fpga. can u elaborate what's meant by "mapping LUTs to RAMs" and 10,20,40....clk cycle core.
.it will be helpful
hopes for a reply
i hav vhdl code for aes encryption/decryption which runs fine during behavioral simulation. most parts of the algorithm are implemented using look up tables.
the synthesis went on running................... after a day's wait it got synthesised, but slice LUTs were overutilized.
similar to...
dear ravikant
i'm also doing similar project based on microblaze.
my aim is to implement the time critical portions in aes algorithm and to compare the speed advantage obtained from pure software version.
can u give me some guidance in how to proceed .
hopes for a reply
deepa
microblaze in virtex 5 fpga
from where can i get more information regarding :
# Partitioning the application such that some portions will be compiled for use on the microblaze processor and other portions will be implemented in the FPGA.
# Actually getting those portions of the application that...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
