Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Guys!
In my DLL design I have 1 input clk which shifted to clk_90, clk_180, clk_270 clocks.
During SDF annotation "timing_sense : positive_unate" arc delays do not propagate properly into outputs, in other wards
when I have "input clk rise" -> "output clk_90 rise" delay in SDF file it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
