Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think that will strongly affect your linearity of your LNA design if the Vgs is very close to Vth; the ft at working point would be pretty low. Normally people set Vgt>=0.2V.
iip3 simulation in cadence
Normally I can get IP3 from PSS or PSS/PAC simulation in IC4.46, QPSS or QPSS/QPAC simulation in IC5.0. When I designed LNA before I can easily get a clear 3:1 slope. But when I use cadence to run the IP3 simulation over one single device, I can not get the same 3:1...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.