Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dannyeda

  1. D

    Only fall or rise triad values shown in Standard Delay Format SDF file

    Thanks for your hint, but my question was actually about why within a signal there is only the fall delay is provided but not the rise delay, and vice versa. This is not about posedge or negedge of clk, but is about the transition of signal nodes. In this case, the 'q': (IOPATH (negedge rb) q...
  2. D

    Only fall or rise triad values shown in Standard Delay Format SDF file

    Hi, Anyone has any idea why my SDF only has either fall or rise triad values in some lines, but not both as expected. Did I miss anything here? (IOPATH (negedge rb) q () (::0.054)) : Only fall delay triad. (IOPATH (posedge ck) q (::0.069) (::0.071)): Have both...

Part and Inventory Search

Back
Top