Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by danismith

  1. D

    how to rectify netlist error,orcad capture 16.5?

    hi friends, while generating the net list i received this error ERROR:Netrev error detected how to solve this ?????????
  2. D

    how to create a title block in cadence capture?

    hi shabu, am doing the tittle block in capture and not in pcb, plz guide me
  3. D

    how to create a title block in cadence capture?

    hi everybody, just correct me if am wrong, i have started to create a title block by using this method, i.e. option->design template-> title block. i have entered all the details on the dialogue box ,then, place->title block->selected one style->applied on the screen. i got only the...
  4. D

    courses center for mentor graphics?

    can any one tell me the course center for 1.mentor graphics, 2.altium 3.eagle in chennai -Tamil Nadu-India.
  5. D

    how to create a component for simulation ,using allegro 16.5?

    hi kapil, can u give me any examples - - - Updated - - - hi kapil, can i have any aids for pspice.
  6. D

    pspice program using cadence 16.5

    hi, is there any possibilities by typing the program first & geting the output.
  7. D

    pspice error using cadence 16.5

    hi, i got the solution that is a component should have the pspice template like R@%so & so, for that i have to import a component from the candence library then make changes by editing the component.
  8. D

    pspice error using cadence 16.5

    hi, can any one tell to solve this warnings,am just a begniner WARNING(ORNET-119):No pspice templete for V1,ignorning WARNING(ORNET-119):No pspice templete for V2,ignorning the thing is i have created a new component for V1 & V2 , so just tell me how to create a component for simulation.
  9. D

    how to simulate the circuit using allegro 16.5

    hi friends, Till now i have converted my circuit into PCB without using P-spice,now i want to use that option can anyone tell me the simulation part?
  10. D

    how to create a component for simulation ,using allegro 16.5?

    hi friends, can any one tell me how to create a component for both pcb & simulation process .ie. i want a component with two properties 1.layout 2.pspice i have designed my own circuit,now i want to see its analysis .but am not able to do. come on edaboard geni
  11. D

    how to simulate the circuit using allegro 16.5

    hi friends, Till now i have converted my circuit into PCB without using P-spice,now i want to use that option can anyone tell me the simulation part? Thanks in advance.
  12. D

    how to show pin out in a layer-gerber-using 16.5?

    hi, i have completed my board with single layer successfully.but when i gave the board for fabrication i got a reply that,i need to show pin out for fabrication. i have generated the gerber by setting the design parameter->disply->enhance display mode (all in ON condition). but he is keep on...
  13. D

    how to apply solder mask on a pad,using allegro 16.3?

    hi sabu & kapil, both the answers suits me a lot.thank u. - - - Updated - - - hi kapil, till now i have given paste mask for through hole pad,will cause any effect?
  14. D

    how to apply solder mask on a pad,using allegro 16.3?

    hi, can anyone clear my doubt, i have created a pad of drill hole 40mm,(no tolorance) regular pad 80 mm, anti pad 85mm, thermal pad 90mm. then i have applied 80 mm soldermask, 80 mm paste mask. is this creation is wright or wrong? when i gave the board for manufacturing ,they asked me to...

Part and Inventory Search

Back
Top