Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
draw an op-amp circuit diagram for state space
hey take laplace transform of the equation ... u ll get s domain equation ...this eqation u write in std for n draw the coressponding passive component like capacitor for 1/s...etc u ll get idea of how circuit looks like..
u can reffer to basic electronic book ...... by metha ,molvina , boylstead...ect..
cmos,FET's , r voltage controlled
bjt is current controlled ..
voltage controlled devices consume less power
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
