Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Help~~
In a Multi-core system, how does a programmer know a thread is executed by which cpu? Say if we have 4 threads and 2 CPU, how does these 4 thread distributed into these 2 cores? Do we have CPU number to look at? Thanks.
For cache maintenance operations by MVA, there are two points defined in the ARM spec: POC and POU, what's the difference between them? I don't quite understand the meanings of them, can anybody please tell me about them? Thanks a lot!
Re: how to convert mealy machine to moore machine
I know mealy is faster and has no cycle delay, but he said that makes timing path longer. but i donnu why w/o cycle delay makes timing path longer?
how to do it? can u give me some details?
---------- Post added at 00:26 ---------- Previous post was at 00:24 ----------
thank you for the reply, how about other flip flop? like DFF or JK flipflop?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.