Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by czfaileen

  1. C

    Which region of pass element(LDO) should be?

    It is no need to keep pass transistor to be in sat region, in fact , real LDO means low drop out, that means the vds of pass transistor is very small, so it works in linear region in most time.
  2. C

    CLOCK AND DATA RECOVERY?

    clock and data recovery modeling Hi, how many ways we can use in CDR? Can we recover clock from data with knowing its aux clk?
  3. C

    How to design a USB 2.0 PHY ?

    Re: USB2.0 PHY design I am doing this, researching some resources about it. Who can mails me some?
  4. C

    Several articles about Clock and Data Recovery

    Re: Good art 0f CDR and PLL I really need the doc about CDR . But i have no points. who can mails me some. THX!
See more

Part and Inventory Search

Back
Top