Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by cyrax747

  1. C

    common point for hold fixes

    Hi All, I am looking for adding delay buf at hold endpoints ,trying to trace out common point,so that i can put a buf at that point to see changes across all violating endpoints,I am stuck at the point ,to get the common point for example 1000 unique endpoints,please share your thoughts on how...
  2. C

    si double switching violations

    Hi, I am seeing some double switching violations. Please guide me, wht r those vioaltons and how to fix them. and what r other checks we have to do other than setup and hold.
  3. C

    conversion of .libs to .db

    Hi I hace cadence .lib format and rtl compiler how to ocnvert them to .db ?? i want to use it in dc compiler,but i dont have library compiler option.Please help.
  4. C

    icc read verilog problem

    Hi, I am using ic compiler an during read verilog i am getting an issue. the error report is import_designs -format verilog -top ChipTop -cel ChipTop {../../dc/output/compile.v} Warning: /home/training/my_pnr/icc/ref/SAED32_2012-12-25/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming...
  5. C

    Compile ultra problem in dc shell

    read_rtl read_libs link elaborate <top name> compile_ultra this is sequence of commands i follow.
  6. C

    [SOLVED] dont use attribute problem for libs in icc

    Hi I have synthesized a rtl using lvt and hvt cells.I dumped out netlist and when taking in to pnr tool ,i got errors saying the hvt cells are marked dont use. so my physical data is not coming.i am unable to change the attribute also,again it is saying they are dont use cells. remove...
  7. C

    Compile ultra problem in dc shell

    no memories no apds,just rtl only.i read all and i have tried still there are errors. what i have observed is 8 unsolved references. there are 2 rtl files not read,later i read in to the memory.Now if i do they are linking.But if i change the current esign to top,again same 8 unresolved...
  8. C

    Compile ultra problem in dc shell

    There is no compilation errors. Presto compilation is fine. So now what could be the problem?
  9. C

    Compile ultra problem in dc shell

    hi, what could be other reason,because i have used all verilog files,earlier it is 29 now 78 files i read in to design thats y i am asking.
  10. C

    Compile ultra problem in dc shell

    Hi I am running a hierarchical design in dc shell. I loaded design and libs sdc. Now when i do link it is saying 9 unsolved references.What should i do to fix this?? When i do Compile _ultra it exits shell with command code 0; only compile command is working fine. Please clarify.
  11. C

    lef parse problem in encounter

    Hi As i said in initial post only innovus is latest and i am using some older version.
  12. C

    lef parse problem in encounter

    I did tkdiff between old lef which is supporting and new leaf which i am using. Even though Syntaxes are same it is showing parse problem. The defined variables are in same order.
  13. C

    lef parse problem in encounter

    Hi Ya what you said is correct. But the error is not correct what tool is showing. Because manufacturing grid is succeeding units .
  14. C

    lef parse problem in encounter

    It was not defined like that. Even i tried interchanging those two lines, but it is showing this error. Some times tool is stopping at other points. When it is fine in innovus but why not in encounter??
  15. C

    lef parse problem in encounter

    Hi all, I am loading a design in innovus by following commands and it is working fine source xyz.globals init_design but when i do it in older version of encounter while readding tech lef the below error messages are coming.i need a fix to this problem, Loading LEF file pqrs.lef... ERROR...

Part and Inventory Search

Back
Top