Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there somebody who can answer this ? This is related to C28 Technology where STA is done using PBA-AOCV.
For slew & load checks, cell derates & net derates are not used. But in timing checks (setup/hold) derates are used ..
What is the reason for this ?
Extest & Instest capture are the modes in STA. May be you have n't seen such scenario. Apart from this we have PBIST & TFT_Capture too.
But was looking for detailed information about these .. If somebody can share then it will be helpful ..
Thanks for the reply maulin .. Please elaborate on ATPG & StuckAT Modes too ..
Can you explain in detail about extest & intest capture too ..
These are used in STA closure ...
My query regarding the different mode we have in STA & DFT ..
Functional
Transition fault test capture
PBIST
Extest Capture
Intest Capture
Scan Shift
Scan Shift Inversion
ATPG Mode
Stuck At Mode
Can someone explain in detail. What are all these modes & what is the frequency of operation with...
In set_clock_groups what is the difference between logically_exclusive, physically_exclusive & asynchronous clocks.
Please give one example . Also how it helps in PTSI
Makes sense . But still whatever delays are seen in actual STA & whatever are there in SDF there will be a big difference . Should some extra margin be included in sdf for better correlation ..
Also for slew & load checks cell & net derates are not used. What is the reason for this ?
You need target skew, clock buffer list, max trans constraint for sinks , max trans constraint for buffers & max Cap too.
You have some target for insertion delay, then give that too, otherwise in first pass let the tool build clock tree.
Then for better optimization you need
custom ignore pin...
I have a query regarding SDF generation. For STA , cell & net derates are used in timing closure, But for SDF generation & load/slew checks derates are not used ?
What could be the reason ?
That right, but for neg edge flops we have to use 1@clk pin for sleep mode ... .. Zero will be used only when block is power gated & its in off state ..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.