Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Within an FPGA, multiple destination endpoints from a single sourcepoint are not directly connected. The routes have to go through LUTs or CFG blocks to change "direction" to a different part of the chip. Thus the difference in propagation delay.
For actual input and output ports there is not...
I really like Saleae Logic: you use it with your computer and it is small and compact. I have the first gen Logic Analyzer only but the newer ones have dual logic and analog channels.
I can test this tomorrow when I'm sitting at my desk but you might be able to do this:
assign c = 16'(32'(a*b)[31:16]);
I am unsure why you need to avoid two extra lines to accomplish this? I don't know if the above will synthesize.
Hello, I always async any clock domain so that (in my case) Vivado doesn't try and time the exact path you are having issues with. If you async the two clock domains (please verify you can do that and all your domain crossings are handled properly in your design) this issue will go away as the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
