Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock latency matters in STA for sure but its effect is different from that of clock skew. li's answer that clock latency matters since it worsen the hold time. It is more like it. But for which flip-flops and under what conditions? Other effects of clock latency? when it is going to worse the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
