Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by crtled

  1. C

    Which cell delay to use when calculating data arrival time?

    Re: cell delay Tool will use the worst path to caculate the cell delay.
  2. C

    netlsit from smic180nm to tsmc130nm

    it's right to use DC according to the description as above
  3. C

    PAR or CTS which one first

    fishbone is one kind of clock tree i agree on this flow :1 globle place & route 2. CTS 3.detail place & route

Part and Inventory Search

Back
Top