Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all
My tools environment is : installv3.0 , scl10.9.3 vcs2012, nanosim2012
I have already run vco of nanosim examples, it's passed.
But when I run NS-VCS in tutorial of nanosim examples, there was a error after "simv +COMPILE" command:
***** Warning: Stacksize soft limit 10240 K is...
You'd better not to use registers with different clock edges. Instead, you should generated a inverted clocks before the negedge register and then this register will be implementation into a posedge register.
Hi everyone, I wannt to make a group about VLSI lowpower design. Does anyone interested in these area? or if you also like to discussion topic about VLSI lowpower design, or have a Preference of manage such a group, welcome to connect with me. I'm a digital IC engineer, have a 3 years experience...
the netlists synthesised which you used different library may be different. When you use the faster library to synthesis, some path maybe have bigger slave than the slow one, but the total slace may be better than another. If you modify the some of the path to make them have no violation, then...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.