Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Crazyshan

  1. C

    warning related to lib cells at synthesis

    i got a warning during synthesis saying that " Library cell has no output pins defined. [LBR-9] : Library cell 'BOUNDARY_LEFTBWP40P140' must have an output pin." and same warnings related to other cells. but these cells are physical cells(fillers,boundary cells,dcap cells). can i ignore...
  2. C

    VLSI physical design (cadence library)

    i got a warning message at synthesis stage saying "Library cell has no output pins defined. [LBR-9] : Library cell 'BOUNDARY_LEFTBWP40P140' must have an output pin." and some other cells with same warning. these cells are physical cells defined in library.can i ignore this warning or do...

Part and Inventory Search

Back
Top