Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by corel

  1. C

    What is "Worst Case Simulation"?

    but if every time use simulate to find the worst case,it's troublesome
  2. C

    How to get the right results of oscillator simulation using Ocean?

    Re: about osc simulation first, what ADE and ocean simulation mean? maybe you can give an inspiritment,Vin step eg.
  3. C

    Questions about LDO design

    Re: LDO question I think the ESR 0.1-1 is already big, not small If add a resistor with capacitor,then will make the ripple bigger
  4. C

    How to design two loops with two CC/CV amplifiers?

    how to design two loops with CC/CV two amplifiers thanks
  5. C

    Questions about Cascode Bandgap

    Re: Cascode Bandgap 1. I also can't understand how the startup circuit cut-off from the main circuit after it start 4. use opa is voltage negative feedback to make two nodes' voltage equal. This circuit is use current negative feedback to realize two nodes' voltage equal. But I can't...
  6. C

    How to do stability analysis of a common mode feedback loop?

    Re: Stability analysis 5) Instead of your current way of probing, I would insert a voltage source probe between the output of the CMFB circuit and the point where it is feeding to the gate of the PMOS current source load. Bharath Why insert a voltage source probe there is better?
  7. C

    Which book is the best one for us to study switching power!!

    Re: Which book is the best one for us to study switching pow thanks for sharing
  8. C

    How to layout this current mirror

    why 2.5/2 better?
  9. C

    about a simple NMOS cascode amplifer

    I see "gm1<gm2=>Av1<1=>Smaller miller effect But (W/L)1<(W/L)2 is not recommend.coz Vds1 will become smaller."in a book. why Vds1 smaller? if (W/L)2 increases,whlle M1 is in saturation,Vgs2 drops to keep constant current,so Vs2(=Vd1) increases,and vds1 increase?
  10. C

    How to convert digital signal 2GHz to 2.7v level?

    Re: help on level shift to rtarbell: Is the inverting and non-inverting you said connected reversely?
  11. C

    What MOS should be used (N-type or P-type) in LDO driver?

    Re: About LDO driver use nmos has lower ouput impedance and no need external capacitor for compensation. why?
  12. C

    Implementing current mirrors with MOS or BJTs in a BiCMOS ?

    Re: Current Mirrors sorry,I can't understand.Can you explain why BJTs is better
  13. C

    Looking for as specific MOSFET

    About MOSFET Is there a mosfet that it enters saturation,then as Vds increasing(while keep Vgs constant),its current almostly keeps constant, but suddenly goes down at a certain Vds.After that the current increase slowly,but until another certain Vds,the current increases sharply.Why the...
  14. C

    Is working as a layout engineer boring?

    Re: Is layout job boring? en,it depends on youself.Maybe somebody thinks it is at the bottom and lacks of technique.But I think to be a really good layout engineer is difficult,and a good layout play an important role to the circuits' performance.
  15. C

    What is the maximum gain of my opamp?

    Re: opamp's gain Maybe its supply voltage is only 1.3V.I think adding M7-M8 transistors (sre.gif circuit) won't let all transistors operate in saturation,so he got rid of it.
See more

Part and Inventory Search

Back
Top