Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by coolgogo89

  1. C

    Basics for BPSK modulation in verilog

    I am havein I , Q each 7 bits I use cordic to get the phase here you are // 7 bit input for x, y // 8 bit input for phase, including highest order bit (pi) // reference: // **broken link removed** `timescale 1ns / 1ns module addsub(a,b,sum,control); parameter size=7; input [size-1:0]...
  2. C

    Basics for BPSK modulation in verilog

    hello Please help me if you solved your problem because i am facing it now thank you - - - Updated - - - hello Please help me if you solved your problem because i am facing it now thank you

Part and Inventory Search

Back
Top