Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Jtter Measurement of DLL in Mentor Graphics software
Thank you so much for your care and assistance...
Actually, I have a DLL circuit for which I want to measure the amount of the timing jitter in psrms with respect to the
achievable delay resolution using a voltage-controlled delay line...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
