Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to improve the speed of an FFT algorithm for processing a sonar
bottom echo return signal. I implemented FFT for N = 8192 nodes. An FFT
algorithm has NLogN performance however we're investigating improving the
performance of the algorithm. There's a paper called Fast Approximate...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
