Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by clarkkent

  1. C

    UART physical layer standard

    Nope. I am looking for the UART. From my understanding, UART is a protocol. And I am looking for its physical standard like the rise/fall time required, voltage level and etc.
  2. C

    UART physical layer standard

    Hi all, Anyone know what is the physical layer standard for UART? example: for CAN, ISO 11898 Thanks.
  3. C

    Cadence PCB editor help - how to link between schematic and layout?

    I would like to know what to do to link between schematic and layout. What I can do currently is when i press the component on schematic, it can highlight the component in layout. What I want to do is, when I press on the component of layout, it can highlight/bring me to the component in schematic.
  4. C

    datasheets for STA2X11 and STA662

    Hi everyone, I had been searching the datasheets for STA662 and also STA2X11 but couldn't get it. Can anyone help me to get that? Thank you.
  5. C

    DFT-design for test (digital IC design)

    Thanks man. So if I want to start master by research, what kind of topic I can look into?
  6. C

    DFT-design for test (digital IC design)

    I am a newbie to Design For Test. Can I have some material on that? If I would like to take master by research, is there any interesting topic that I can look into?
  7. C

    PCB Editor getting started

    hai, where can i find the 2000 pages manual? i am using the 16.3 but it really bumping my head now. any manual or link for me to learn it from beginning?
  8. C

    ORCAD 16.3 PCB Editor

    is there any user manual for me to learn how to use this software?
  9. C

    phase error and amplitude error simulation

    hello, anyone can help to solve this problem? I need to see the phase error and the amplitude error of the output differential signal. Using cadence.
  10. C

    phase error and amplitude error simulation

    I am currently designing a single ended to differential converter. How can I performance the analysis for phase error and amplitude error? Thank you.
  11. C

    how can I measure DC output resistance on current mirror

    hai, yxo. can you describe it more details? thnx ya.
  12. C

    biasing for current mirror

    thnx... it was my mistake.. actually i should bias the m4 to linear region and m5 to subthreshold region. anywhere. thnx ya.
  13. C

    biasing for current mirror

    Thnx. but the problem now is when i change the w and l ratio of the PM4 and NM1, the VDS sat of both will increase too. What I want to do is to decrease the Vth of the PM4. Is there any way to do so?
  14. C

    biasing for current mirror

    hai, i am now facing a problem on biasing the mos into saturation region. can anyone help me with it? The problem is when i bias the NM1 into saturation region, the PM4 will fall back to linear region. And also the other way round... thank you...
  15. C

    RFIC design in Malaysia and Singapore

    thank you Techi.
See more

Part and Inventory Search

Back
Top