Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Meaning of this notation
Hi,I have come across a paper in which this formula was used
I just want to know wht is the meaning of ds notation (w/L)c 1,2 in it?
Thanks
Lamboda P and Lamboda N
Hi guys,
I was trying to implement this circuit on cadence(50nm process),In this paper the publisher has calculated gain using Lamboda P and Lamboda N.Can anyone tell me what would be the values of the same for my process?
**broken link removed**
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
