Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I use DE1-SoC (Cyclone V)
and I use altera OpenCL SDK.
This is my acl_quartus_report.txt
1)
I can see that Kernel fmax is 135.64.
Does this mean that fmax is 135.64MHz???
2)
my kernel make 350036 elements and work.
if I caculate kernel ideal execution time except memory load/write delay...
I use DE1-SoC board.
and I use OpenCL SDK.
I read Optimizing Local Memory Accesses of Altera SDK for OpenCL Best Prasctices Guides.
and I can see that I can use local memory used by clSetKernelArg.
so I write my source as below
/////////kernel source////////
__kernel void...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
