Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Freebird,
Thanks for replying it as well. I did some study on the presence of undershoot and overshoot of the LDO, it seems the very high closed loop feedback bandwidth/infinite bandwidth system will have least effect of it at the LDO output, but in reality due to finite bandwidth response...
Hi FvM, are you saying that the undershoot and overshoot in the waveform are dominated by the closed loop impedance of the LDO? In the case of very large cap, say like 2-3uF, then the Xc of the cap dominating the close loop impedance?
Can you please make me understand how the external cap is...
Hi guys,
Thanks for the replies. I have got better understanding now. So, basically the "R" I'm looking at is the effective output impedance of the LDO design, Effective Impedance = R||Xc.
R= RpassMOS||R1+R2 (resistor divider) Xc=load capacitance.
So, to reduce the output voltage drop, the...
Hi Everyone,
I'm the beginner in the LDO design. I would like understand, what is actually causing the LDO output to have ripples when there is current load switching?
In my simulation test bench, I'm just placing a ideal current load to switch from 0 to 30mA periodically and load cap about...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
