Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think it should be 0.5V.
Added after 1 minutes:
Because the resistance of the line is 50 and load is also 50 so no reflection. But the source resistance is 50 as well. So only 0.5v is on the line and the load.
Re: Question about DAC
I believe this depend on the current circle between the DAC and the receiver. If the current circle is broken by a slot, a error data may be produced.
Re: Cross talk problem
I do not have much experience on Audio circuit. But, from you pcb, I have several questions:
First, it seems that the pcb do not have a dedicated layer for gnd, and is this ok for the current circle?
Second, the power filter capcitors is a little far from the chip, is...
Fpga may be a good solution. The Mot CPU with Utopia and Ethernet could run at line speed, espeically in Utopia, limited by the performance of CPM. I have designed a device that could transfer 24 ethernet ports to ATM. Please go and see the web site www.raisecom.com
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.