Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by chilchil

  1. C

    How to calculate the overall phase noise for a clock (frequency) network?

    Hi FvM, Thanks a lot for your reply. I will give a go using your suggested two approaches. Regards, chilchil
  2. C

    How to calculate the overall phase noise for a clock (frequency) network?

    Hi, Could anyone please help me. I am trying to work out the overall phase noise of a local oscillator for a radio frequency receiver design. I have a 10MHz TCXO with certain phase noise characteristics/specification. Then the output of this TCXO is fed into a PLL clock synthesizer to generate...

Part and Inventory Search

Back
Top