Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chenkhai95

  1. C

    Design of a linear low-dropout voltage regulator in 0.18um cmos technology

    May i know how to perform the transient analysis and ac analysis for the circuit. How to setup and need to place what component in the schematic in order to perform the analysis. For example, I need to find out line regulation, load regulation, transient response, open-loop gain and phase.
  2. C

    Design of a linear low-dropout voltage regulator in 0.18um cmos technology

    Thanks for the reply. Here is my parameter for the design. Input voltage = 1.65 V to 2 V Output voltage = 1.6 V Load current range = 9uA to 1.1mA Is it possible to make that?
  3. C

    Design of a linear low-dropout voltage regulator in 0.18um cmos technology

    Here is the table for the region for each of transistor
  4. C

    Design of a linear low-dropout voltage regulator in 0.18um cmos technology

    Because I need to make all transistor to operate in saturation region. But at last i still cant make it by changing its width and length. So, what i can do to solve this problem. Thanks.
  5. C

    Design of a linear low-dropout voltage regulator in 0.18um cmos technology

    This is my schematic circuit using cadence software. Can anyone teach how to simulate the circuit in transient and ac simulation. Thanks. Table below shows the dimension and parameter for the ldo. Figure below shows the dc simulation result but I not sure whether is correct or not...
See more

Part and Inventory Search

Back
Top