Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by chemaphy

  1. C

    Folding Interpolation ADC SNR problem

    Thanks to your reply maxwellequ. The transient simulation that I have used is a typical one. It should not have any noise component in it. The simulator that I used was hspiceD. The noise floor in the simulation result was -40dB, and the distortion level is -30dB. Is there anything I can do to...
  2. C

    Folding Interpolation ADC SNR problem

    Hi Everyone, I have just designed a 8-bit folding interpolation ADC. When I simulate my ADC, I cannot get to 8-bit of resolution. The SNR that I got from the power spectrum is only -30dB. The noise level is at -40dB. Is there any technique I can use to lower the noise level in the ADC. Can...
  3. C

    current source and current mirror design

    npn current mirror Hello all, I am now designing a differential resistor ladder that has a top current source and a bottom current source. The current that flows through the resistor ladder is 15mA. I know that for the bottom current source, I can use NPN BJT to generate the current. I also...
  4. C

    How to build an ideal DAC in HSPICE?

    Hello all, Does anyone have experience building an ideal DAC in hspice? if there is, can you please let me know how to build it in hspice? Thank you very much in advance.
  5. C

    Help: SiGe HBT Comparator

    Hello all, I am now designing a comparator for my ADC. When I simulate the comparator, I get very strange transient response. At the transistion edge, I tend to get some ringing effect around the edge. Can any expert comment on that? I guess I am not supposed to get those ripples. Can any...
  6. C

    measuring INL/DNL of ADC in Cadence

    Hello all, I have just designed a 8 bit ADC. I was wondering how can find out the INL/DNL of my ADC? I know that I could use the ideal 8 bit DAC that is in the ahdlLib in Cadence. But I just don't know how to set the attributes in the ideal 8 bit DAC. Can anyone please tell me how to do that...
  7. C

    Help: Generate multiple reference voltages from bandgap ref

    Re: Help: Generate multiple reference voltages from bandgap I have tried the method that you have suggested, but that would affect the reference voltage of the bandgap reference. Is there any good way to generate a set of reference voltages greater than 1.205V? Thanks
  8. C

    Help: Generate multiple reference voltages from bandgap ref

    Hello all, I have just finished the core design of my ADC. I am now designing a circuit that generate multiple reference voltages from a bandgap reference circuit. Is there any good way to achieve that? For my circuit, I have a 3.5V power supply. The reference voltages that I need to generate...
  9. C

    Please help me with my clock driver design

    Hello all, I am now designing a clock driver for a folding interpolation ADC. The output of the clock driver is connect to 32 comparators. The clock signal needs to be generated is 2GHz. Does anyone have experience with designing such a high speed clock driver?? Thanks for your help, chemaphy
  10. C

    HELP: Clock driver circuit for Folding Interpolation ADC

    Hello all, I am now designing a clock driver for a folding interpolation ADC. The output of the clock driver is connect to 32 comparators. The clock signal needs to be generated is 2GHz. Does anyone have experience with designing such a high speed clock driver?? Thanks for your help, chemaphy
  11. C

    Problem with my ECL XOR gate

    Hello all, I am now designing a SiGe HBT ECL XOR gate. When I simulate my XOR gate, I tend to get the high glitches (see picture) in the transcient simulation. Can anyone tell me how to reduce those high glitches. I greatly appreciate for your help. Thanks, chemaphy
  12. C

    How to generate the folding amplifier characteristic graph?

    Re: How to generate the folding amplifier characteristic gra How would you get the characteristic graph in Cadence? I would apreciate if somebody can give me a detail procedure in Cadence?
  13. C

    How to generate the folding amplifier characteristic graph?

    amplifier characteristic Hello all, I was just wondering if there is anybody here who have design experience with folding amplifier in Cadence? How do I generate the folding amplifier characteristic graph in Cadence? I understand that I could have done it by exporting the data and plot it...
  14. C

    Help!!! Is there any bipolar only sample and hold amplifier?

    Re: Help!!! Is there any bipolar only sample and hold amplif Hello, I think this paper is going to help you chemaphy
  15. C

    Help!!! Is there any bipolar only sample and hold amplifier?

    Re: Help!!! Is there any bipolar only sample and hold amplif Hello, I think this paper is going to help you chemaphy

Part and Inventory Search

Top