Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Chaos89

  1. C

    How are timing constraints developed?

    Hello Techgeeks! How are Timing constraints developed for a SOC? and what is meant by tight timing constraints..
  2. C

    What are the different DRC violations that can be observed below 22nm technology ?

    hello experts! please explain what kind of different DRC violations come into picture below 22nm? and also please explain the methods to resolve them ! thanks in advance
  3. C

    [SOLVED] what is the difference that can be seen in LVS runset file and DRC runset file

    hello! can any one please explain me the difference between LVS runset file and DRC runset file in ASIC design Physical Verification? In detail what to be observed if we are provided with the two runset files ? any images or snapshots are accepted for better understanding. thanks
See more

Part and Inventory Search

Back
Top