Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
- - - Updated - - -
The path and root for connect_lib have been set as shown in the pictures. But the warning" connect rules are not found in your AMS installation" always come out when opening the connecting rules editor and after simulation.
Could you give me some pieces of advice?
Thanks a lot.
As my understanding, there are two ways. One is computer automatic optimization. The other one is hand calculating + computer automatically optimization. But the devices model used in PDK is totally different from the well-known model. I.E, Hand calculating is waiting time, isn’t it? Why not let...
How to optimize all transistors' size (length and width) in Cadence software?
For example, when I am designing a two stage differential single ended amplifier in 130nm. The minimum length and width are 120nm and 160nm. I just set the minimum size and adjust the multiple parameter in the global...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
