Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need some help on the following problem when running SYNOPSYS Design Compiler:
This is best illustrated by the following example:
some of the parameters in a rtl file file1.v are defined in another file def2.v using "`define". eg. in def2.v there is the following line:
`define...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
