Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chanducs24

  1. C

    Regarding bit stacking (how to implement)

    Hi, can anyone tell what is bit stacking and how to implement in a design? Thanks, Chandra
  2. C

    What does scan chain do in a design?

    Hi can anyone decsribe about scan chain like what it does in design? why they have been using? chandra.
  3. C

    can anyone describe about PCI cells

    hi can anyone tell what are PCI cells and why do they use while doing place & route? Thanks, chandra.
  4. C

    what are ESD cells and why they have been used

    Hi, can anyone tell me what are ESD cells and what for they are used in physical design?
  5. C

    Regard transition violations

    hi i got some transition violations after postrouteopt..but they were kind of spare cells..how to fix them if they mentioned dont touch in libraries? what's the location i could find spare cells in libraries? Thanks, chandra.
  6. C

    where can i find skew difference and insertion delay of a flop

    hi where can i find insertion delay of launching flop skew difference? in which reports do i need to trace? Thanks, chandra
  7. C

    how to fix setup violations

    hi what should we do to reduce clock skew.i'm using soc encounter. Thanks, chandra.
  8. C

    how to fix setup violations

    hi after i ran CTS, i got setup violations with negative slack of 5ns. after CTSopt step, i got setup violations with negative slack of 2ns. can anyone suggest how to clear these setup violations in CTSopt? Thanks, chandra.
  9. C

    how to place macros in core area

    hi i have 3 memories and placed one side of core area.i need to place them inside the core area?can anyone suggest how to place them inside core? Thanks, chandra
  10. C

    how to place macros from given input files

    hi i have LIBS,sdc,netlist,IO file. how would i know how many memories were there in my design? where i need to check for this? can anyone tell how to place macros during floorplan? Thanks, chandra.
  11. C

    how to debug lvs violations

    hi i got errors like incorrect nets after i ran lvs..can anyone tell how to debug or trace and which files do i need to compare with? Thanks, chandra.
  12. C

    floating inputs and outputs

    hi.. can anyone tell about floating inputs and floating outputs? why they called so? what do they do actually? Thanks, chandra.
  13. C

    how to fix hold violations

    hey..thanks.. i got cleared all the hold violations..
  14. C

    how to fix hold violations

    hi i got over 32 hold violations after postrouting..how to fix hold violations? can anyone five suggestions regard this. Thanks, chandra.
  15. C

    how to fix drc violations

    hi can anyone tell how to fix drc violation after done with post routing? i got one M1 spacing error..how to find the location of error in the layout? also i got lvs errors like missing port vss on net: vss how to clear lvs error too Thanks, chandra.
See more

Part and Inventory Search

Back
Top