Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by chaithanyateja9

  1. C

    DRC errors after dummy metal fill

    Any PDK you are working, will be given a reference manual called DRM, from the foundry itself about all the possible DRC errors. please go through it once before you start working on the cadence tool. In order to search a particular error in that DRM, you will be given a particular error number...
  2. C

    Silicon dioxide in mosfets for gate insulation

    why only sio2 is used as a gate oxide for insulation in MOSFET? why not other insulating materials used?
  3. C

    Tap cells in standard cell library

    why cant we place an via instead of placing tap cells?

Part and Inventory Search

Back
Top