Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ok,Thanks ,I know the cdl file is spice-like format .But when I run assura lvs with cdl file and gdsii,so the cdl file is like this:
.subckt BJT_AREA40 C B E
Q1 C B E bjt area=40
.ends BJT_AREA40
.subckt 1 P1 P2 P3
xQ1 _net1 _net2 _net3 BJT_AREA40
.subckt 1
.end
Then I run completely...
Thanks Erikl,and we can run assura lvs by cadence shematic and virtuoso layout .That is the common way .But usuarally we used ads to run the sumilation and used the virtuoso to layout .So I want to know the assura lvs cdl file format ,I can export the netlist from the ads ,then I will modify it...
Hi ,I have the schematic and layout in cadence ic5141 and we used the schematic and layout to run lvs with assura tools ,it is sucessul.But I want to select the netlist cdl file to run lvs with the layout used assura .But I do not know the cdl file format like res cap bjt diode.So please help me...
Hi,all
I want to run assura lvs with cdl file and gdsii,so the cdl file is like this:
.subckt BJT_AREA40 C B E
BJT C B E bjt area=40
.ends BJT_AREA40
.subckt 1 P1 P2 P3
xBJT1 _net1 _net2 _net3 BJT_AREA40
.subckt 1
.end
Then I run completely.
But That is a question about when we use different...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
