Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I have passed DRC and LVS. I'm currently running Calibre PEX to extract my layout. However, when I extract using this setting (L+M, self+mutual inductance), this error shows up:
error:Net information could not be built.
error:The inputs for the inductance engine were not properly built...
Hi
I have passed DRC and LVS. I'm currently running Calibre PEX to extract my layout. However, when I extract using this setting (L+M, self+mutual inductance), this error shows up:
error:Net information could not be built.
error:The inputs for the inductance engine were not properly...
Hi,
I am doing layout in ibm cms9flp.
When running assura DRC, then I got errors like:
GR999a:All PC polygons must be within CHIPEDGE
GR999a:All M1 polygons must be within CHIPEDGE
GR999a:All (CA or CA_bar) polygons must be within CHIPEDGE
etc.
Could anyone please suggest me what can I do to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
