Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi, everybody
when i read some papers, i saw this "the slew component of the sampling capacitors". but i can't get it.
Can you teel me what "the slew component" refers to ?
by the way, the bottom cap of the sampling capacitors means the parasitic cap?
thanks a lot!
hi,
now, i m designing a sigma-delta dac , but i don't know how to design the interpolator. i just know it should use half band fir filter.
could u tell me the theory, design and circuit about half band fir filter?
thanks very much!
thanks, i have solved it. Though dracula help is very useful and detailed, actually we will meet many difficulty which we can't expect. If somebody have any questions or have any lvs program, we can learn each other.
Thanks again!
Hi,
Now I have designed a bipalor layout, but I don't know how to extract those devices.Can you give me an example about it? thanks.
Regards,
cenyunyun
Re: snr
To Tiger-Shark:
Thank you, first. I have already studied some IEEE papers and roughly known of SNR. But I don't know whether I should design DSM module using Matlab and simulate it using simulink. If I should do it, I can't get the data from the result of simulink and so I can't...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.