Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clf file astro
Hi,
I need to generate a two level hierarchical design (chip + block) in Astro. After place and route is complete for the low level block, I need to generate a timing (TIM) view by creating CLF. After setting up the timing I generate the CLF using 'astTimingModel'.
However, I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
