Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes!
The output signals should be 45°, 90°, 135°, 180° phase shifted from the input signal.
(This can be achieved using delay elements as mentioned earlier by others; I haven't tried PLL/DLL methods. But again these phase shifts are frequency and technology dependent and not the same for...
Hello,
I want to design (using only digital logic components) a Non-Overlapping clock generator with 4 output clocks and one input clock.
I was able to design it using flip-flops but with half the frequency of the input clock(Fin). To overcome this issue, I can use a frequency multiplier...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.