Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by casio2007

  1. C

    calibre LVS problem. design layer for pin text

    Re: calibre LVS problem. Might be the calibre deck is not recognize the metal pin layer for lvs. You can use the metal text layer instead of pin text layer or review the deck the which text layers are the deck used for LVS. some example shown as below..... TEXT LAYER 131 ATTACH 131 metal1...
  2. C

    Comparison between hierarchical check and flatten check

    dracula calibre Hi, The Calibre can treat the check(LVS/DRC/ERC...) in hierarchy or flatten mode which you want to, rather than Dracula only in flatten mode. The Calibre run time in hierachy mode is shorter than flatten mode because its treat the check once when meet the same cell name in...
  3. C

    How to draw antenna diode to protect mosfet from antenna effect?

    anteena diodes Hi, If the violations number is not large, you can change the metal route layer to solve this problem. (prefer to change it as upper level metal/via layer)

Part and Inventory Search

Back
Top