Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by CarlPavano

  1. C

    Netlist Error in Virtuoso IC 5.1.41

    Dear All: In IC 5.1.41, I create a cell which contains a pmos with length = pPar("Pl") (use passing parameter). In ADE, I generate the netlist for spectre through simulation -> Netlist -> Create The generated netlist is wrong: M0 (A CKB B IVDD) pch3 l=Pl w=3u m=1 nf=1 sd=540.0n ad=1.44e-12 \...

Part and Inventory Search

Back
Top