Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is the closest way I have found but it still gives me errors
.SUBCKT TableCap 1 2
Etab 1 2 TABLE(V(1, 2), 0V, 1e-6, 20V, 1.24e-6, 40V, 1.56e-6, 60V, 1.96e-6)*DDT(V(1, 2))
.ENDS
I believe it is upset because I'm trying to change the same node I am reading
I think he is looking for what part is the 14 pin IC.
Have the markings been completely removed from the IC? If so you have quite the uphill battle ahead of you.
I have been trying to make a variable capacitor based off of a lookup table in PSPICE. I found a paper by cadence, A Nonlinear Capacitor Model for Use in PSpice, which gives a method of creating a variable capacitor but I am unsure how to actually write the .lib file to implement this design...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
