Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I wrote a code with a register file and a fsm. The less significant bits of the address 1 of the register file determinate the present state of the fsm and the less significant bits of the address 9 determinate the next state of the fsm. When I run the 2 code separately there are no error...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
